Stuck at fault Model

Stuck-At Fault Models The stuck-at-0 model represents a signal that is permanently low regardless of the other signals that normally control the node. The stuck-at-1 model represents a signal that is permanently high regardless of the other signals that normally control the node. For example, Figure A-1 shows a two-input AND gate that has a stuck-at-0 fault on the output pin. Regardless of the logic level of the
two inputs, the output is always 0.
Figure A-1 Stuck-at-0 Fault on Output Pin of 2-input AND Gate Stuck at fault Model - The Art to Test
Detecting Stuck-At Faults The node of a stuck-at fault must be controllable and observable for the fault to be detected.A node is controllable if you can drive it to a specified logic value by setting the primary inputs to specific values. A primary input is an input that can be directly controlled in the test environment. A node is observable if you can predict the response on it and propagate the fault effect to the primary outputs where you can measure the response. A primary output is an output that can be directly observed in the test environment. To detect a stuck-at fault on a target node, you must do the following: • Control the target node to the opposite of the stuck-at value by applying data at the primary inputs. • Make the node’s fault effect observable by controlling the value at all other nodes affecting the output response, so the targeted node is the active (controlling) node. The set of logic 0s and 1s applied to the primary inputs of a design is called the input stimulus. The set of resulting values at the primary outputs, assuming a fault-free design, is called the expected response. The set of actual values measured at the primary outputs is called the output response. If the output response does not match the expected response for a given input stimulus, the input stimulus has detected the fault. To detect a stuck-at-0 fault, you need to apply an input stimulus that forces that node to 1. For example, to detect a stuck-at-0 fault at the output the two-input AND gate shown in Figure A-1, you need to apply a logic 1 at both inputs. The expected response for this input stimulus is logic 1, but the output response is logic 0. This input stimulus detects the stuck-at-0 fault. This method of determining the input stimulus to detect a fault uses the single stuck-at fault model. The single stuck-at fault model assumes that only one node is faulty and that all other nodes in the circuit are good. This type of model greatly reduces the complexity of fault modeling and is technology independent. In a more complex situation, you may need to control all other nodes to ensure observability of a particular target node. Figure A-2 shows a circuit with a detectable stuck-at-0 fault at the output of cell G2. Figure A-2 Simple Circuit With Detectable Stuck-At Fault
Stuck at fault Model - The Art to Test








No user avatar
akhil.neha.garg
Latest page update: made by akhil.neha.garg , Jun 13 2008, 9:25 AM EDT (about this update About This Update akhil.neha.garg Edited by akhil.neha.garg

475 words added
37 words deleted
2 images added

view changes

- complete history)
Keyword tags: None
More Info: links to this page

There are no threads for this page. 

Anonymous  (Get credit for your thread)


Windows Bitmap Image Sign.bmp (Windows Bitmap Image - 76k)
posted by akhil.neha.garg   May 15 2008, 7:31 AM EDT
This attachment has no description.
Top Contributors